This position is in a cutting-edge synthesis product, in the area of next generation RTL synthesis frontend.  The candidate will be required to work on building and enhancing the next generation RTL synthesis frontend flow for performance, power, area (PPA) or runtime.  This will involve identifying the opportunity for improving PPA, proposing a good solution/algorithm, implementing it, thoroughly testing it, and supporting it post-deployment.

Job Requirements
1. At least 20+ years of work experience in EDA, preferably in RTL synthesis frontend.
2. Strong software skills: minimum 15+ years of coding experience in C/C++.
3. Proficiency in data structures and algorithms.
4. Strong analytical and problem-solving skills.
5. Good understanding of chip design flow.
6. Must be a team player, clear in written and oral communication skills and open to work with diverse teams across multiple time zones.
7. Demonstrates technical leadership and has architected, driven & delivered multiple large scale projects independently, while also mentoring junior members in the team.

Is a Remote Job?
No

Our Technology, Your Innovation

Synopsys is the leading silicon to systems design solutions company. Synopsys accelerates technology innovation, from silicon to systems.

Synopsys delivers the most...

Apply Now